Regviz

Texas Instruments /MSP432P4011 /FLCTL_A /FLCTL_BANK1_RDCTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FLCTL_BANK1_RDCTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Texas Instruments/MSP432P4011/FLCTL_A/FLCTL_BANK1_RDCTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RD_MODE_0)RD_MODE0 (BUFI)BUFI 0 (BUFD)BUFD 0 (WAIT_0)WAIT0 (RD_MODE_STATUS_0)RD_MODE_STATUS

RD_MODE_STATUS=RD_MODE_STATUS_0, WAIT=WAIT_0, RD_MODE=RD_MODE_0

Description

Bank1 Read Control Register

Fields

RD_MODE

Flash read mode control setting for Bank 0

0 (RD_MODE_0): Normal read mode

1 (RD_MODE_1): Read Margin 0

2 (RD_MODE_2): Read Margin 1

3 (RD_MODE_3): Program Verify

4 (RD_MODE_4): Erase Verify

5 (RD_MODE_5): Leakage Verify

9 (RD_MODE_9): Read Margin 0B

10 (RD_MODE_10): Read Margin 1B
BUFI

Enables read buffering feature for instruction fetches to this Bank
BUFD

Enables read buffering feature for data reads to this Bank
WAIT

Number of wait states for read

0 (WAIT_0): 0 wait states

1 (WAIT_1): 1 wait states

2 (WAIT_2): 2 wait states

3 (WAIT_3): 3 wait states

4 (WAIT_4): 4 wait states

5 (WAIT_5): 5 wait states

6 (WAIT_6): 6 wait states

7 (WAIT_7): 7 wait states

8 (WAIT_8): 8 wait states

9 (WAIT_9): 9 wait states

10 (WAIT_10): 10 wait states

11 (WAIT_11): 11 wait states

12 (WAIT_12): 12 wait states

13 (WAIT_13): 13 wait states

14 (WAIT_14): 14 wait states

15 (WAIT_15): 15 wait states
RD_MODE_STATUS

Read mode

0 (RD_MODE_STATUS_0): Normal read mode

1 (RD_MODE_STATUS_1): Read Margin 0

2 (RD_MODE_STATUS_2): Read Margin 1

3 (RD_MODE_STATUS_3): Program Verify

4 (RD_MODE_STATUS_4): Erase Verify

5 (RD_MODE_STATUS_5): Leakage Verify

9 (RD_MODE_STATUS_9): Read Margin 0B

10 (RD_MODE_STATUS_10): Read Margin 1B

Links

()

Register License

Copyright © 2012-2018 Texas Instruments Incorporated - http://www.ti.com/

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data